Senior Firmware Engineer - PCIe/CXL Memory Solutions

Full Timesenior

San Jose, California, United StatesPosted 17 days ago

Role Overview

Asteralabs is hiring a Senior Firmware Engineer - PCIe/CXL Memory Solutions. This is a full-time role in San Jose, California. posted 2 weeks ago. Full responsibilities, required qualifications, and the apply link are listed in the description below.

Resume Keywords to Include

Make sure these keywords appear in your resume to improve ATS scoring

ORTriageBenefitsAsteraLabsNASDAQALABAI

Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Astera Labs is seeking experienced Senior Firmware Engineer PCIe/CXL Memory Solution to lead the design and development of embedded firmware for cutting-edge PCIe/CXL memory expansion products tailored for AI and Cloud infrastructure. This role is pivotal in enabling next-generation memory devices that power high-performance computing platforms. This position will be required onsite.

Required Experience:

Bachelor’s degree in Electrical Engineering, Computer Science, or a related technical field.
5+ years of hands-on experience in embedded firmware development using C.
Deep expertise in low-level firmware for hardware bring-up, traffic enablement, and RAS (Reliability, Availability, Serviceability) feature implementation.
Proven track record working with high-speed interfaces and protocols such as PCIe, CXL, DDR, and I2C.
Hands on experience in CPU to Device, Device to Device flows like MMIO, DMA, PCIe P2P.

Key Responsibilities & Skills:

Firmware development, bring-up, and validation of PCIe/CXL/DDR interfaces at PHY and Link layers.
Interpret technical specifications and develop robust, low-level C code in RTOS environments.
Collaborate effectively with cross-functional teams and external partners to deliver weekly firmware releases and feature demonstrations.
Strong debugging skills and ability to triage and resolve issues in complex embedded systems.
Familiarity with server I/O and memory workflows, performance tuning for latency and bandwidth optimization is a plus.
Experience with pre-silicon validation in emulation environments is desirable.

The base salary range is 147,000 USD - 165,000 USD for Senior, 175,000 USD - 195,000 USD for Staff, 203,000 USD - 230,000 USD for Principal. Your base salary will be determined based on your relevant experience and the pay of employees in similar positions. This role may be eligible for discretionary bonus, equity, and employee benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

About Asteralabs

Asteralabs

On-site

96 other open roles at Asteralabs on TryApplyNow.

View all 97 roles at Asteralabs

Frequently Asked Questions

How do I apply for the Senior Firmware Engineer - PCIe/CXL Memory Solutions position at Asteralabs?

Use the Apply button above to submit your application directly to Asteralabs. Most applications take less than 5 minutes if your resume and contact details are ready, and you'll be routed to the employer's official application system to finish.

Where is the Senior Firmware Engineer - PCIe/CXL Memory Solutions position at Asteralabs located?

This position is based in San Jose, California. Asteralabs has not indicated remote or hybrid options for this role, so candidates should plan for on-site work.

What does a Senior Firmware Engineer - PCIe/CXL Memory Solutions at Asteralabs earn?

Asteralabs has not disclosed a salary range in this posting. Many employers share specifics later in the interview process; you can also ask during a recruiter screen if compensation transparency is important to you.

When was the Senior Firmware Engineer - PCIe/CXL Memory Solutions role at Asteralabs posted?

This role was posted on June 25, 2026 (17 days ago). It's still listed as actively hiring; we re-confirm openings against the source system multiple times per day and remove closed roles.

How much experience does the Senior Firmware Engineer - PCIe/CXL Memory Solutions role at Asteralabs require?

This is a senior-level position. Most senior roles call for 5+ years of directly relevant experience. Asteralabs lists their specific requirements in the description below, so review the must-have qualifications closely before applying.