Senior Engineer, SoC Design Verification

Boston, Massachusetts, United States; Santa Clara, California, United States; Toronto, Ontario, CanadaPosted 4 days ago

Role Overview

Tenstorrent is hiring a Senior Engineer, SoC Design Verification. This is a full-time hybrid role, based in Boston, Massachusetts, United States; Santa Clara, California, United States; Toronto, Ontario. posted 4 days ago. Full responsibilities, required qualifications, and the apply link are listed in the description below.

Resume Keywords to Include

Make sure these keywords appear in your resume to improve ATS scoring

ORCompensationBenefitsComplianceTenstorrentAIRISCCPU

Job description

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

Tenstorrent is seeking an engineer who will focus on pre-silicon verification of DFD logic in advanced AI SoCs, driving coverage of debug, test, and bring-up features critical to silicon success.

This role is hybrid, based out of Boston, MA; Toronto, Ottawa; or Santa Clara, CA.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are

Deeply curious about silicon debug/test infrastructure and its verification.
Expert in UVM and verification of DFT/DFD features, scan, and on-chip trace logic.
Comfortable working with Siemens Tessent flows, iJTAG, and advanced verification automation.
Proactive, detail-oriented, and thrives in cross-functional technical discussions.
Ideally familiar with tools similar to CocoTB

What We Need

Develop and own verification environments for DFD logic across AI chiplets and SoCs.
Write, refine, and execute test scenarios for scan, MBIST, array dump, and clock-stop features.
Analyze coverage gaps, debug failures, and collaborate closely with DFT and RTL teams.
Automate flows for JTAG/scanchain testing and integrate AI productivity tools.

What You Will Learn

In-depth DFD/DFT verification using cutting-edge Tessent workflows and scripting.
Integration of pre-silicon DFD verification with silicon debug strategies.
How AI-driven automation reshapes modern DV workflows.
Exposure to security-conscious debug methodologies in advanced SoC designs.

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

About Tenstorrent

Tenstorrent

tenstorrent.com

Hybrid

87 other open roles at Tenstorrent on TryApplyNow.

View all 88 roles at Tenstorrent Visit website

Frequently Asked Questions

How do I apply for the Senior Engineer, SoC Design Verification position at Tenstorrent?

Use the Apply button above to submit your application directly to Tenstorrent. Most applications take less than 5 minutes if your resume and contact details are ready, and you'll be routed to the employer's official application system to finish.

Is the Senior Engineer, SoC Design Verification role at Tenstorrent remote or in-office?

This is a hybrid role based in Boston, Massachusetts, United States; Santa Clara, California, United States; Toronto, Ontario. Expect a mix of in-office and remote days, with the specific cadence set by the hiring manager.

What does a Senior Engineer, SoC Design Verification at Tenstorrent earn?

Tenstorrent has not disclosed a salary range in this posting. Many employers share specifics later in the interview process; you can also ask during a recruiter screen if compensation transparency is important to you.

When was the Senior Engineer, SoC Design Verification role at Tenstorrent posted?

This role was posted on July 11, 2026 (4 days ago). It's still listed as actively hiring; we re-confirm openings against the source system multiple times per day and remove closed roles.

How much experience does the Senior Engineer, SoC Design Verification role at Tenstorrent require?

This is a senior-level position. Most senior roles call for 5+ years of directly relevant experience. Tenstorrent lists their specific requirements in the description below, so review the must-have qualifications closely before applying.